RSP Science Hub
  • Register
  • Login

International Research Journal on Advanced Science Hub

Notice

As part of Open Journals’ initiatives, we create website for scholarly open access journals. If you are responsible for this journal and would like to know more about how to use the editorial system, please visit our website at https://ejournalplus.com or
send us an email to info@ejournalplus.com

We will contact you soon

  1. Home
  2. Volume 3, Issue Special Issue ICEST 1S
  3. Authors

Current Issue

By Issue

By Subject

Keyword Index

Author Index

Indexing Databases XML

About Journal

Aims and Scope

Editorial Board

Editorial Staff

Publication Ethics

Indexing and Abstracting

Related Links

FAQ

Peer Review Process

News

Copyright Terms

Editor and Reviewer guidelines

Editorial Process - Peer Reviewed

Digital Archiving & Preservation Policy

Licensing Terms

Array Multiplier and CIA based FIR Filter for DSP applications

    Mohan Kumar B.N Rangaraju H.G

International Research Journal on Advanced Science Hub, 2021, Volume 3, Issue Special Issue ICEST 1S, Pages 52-59
10.47392/irjash.2021.020

  • Show Article
  • Download
  • Cite
  • Statistics
  • Share

Abstract

In Field Programmable Gate Array (FPGA) platform, Finite Impulse Response (FIR) filter is one of the important applications in the context of Digital Signal Processing (DSP). The traditional FIR is designed using a number of the adders, multipliers which enlarge the area of the filter architecture. Generally, the multiplier and adder are required to design the FIR filter. In this research, Array Multiplier (AM) is used in the Processing Element (PE) for multiply the filter inputs with coefficients. This research employs the Carry Increment Adder (CIA) in the accumulator for the adding output of the PE. The proposed method is named as AM -CIA-FIR filter. Due to the usage of AM and CIA adder, the hardware utilization of the proposed work is improved. The AM -CIA-FIR filter is implemented in Xilinx ISE software by using Verilog code on different Virtex devices in terms of Virtex-4, Virtex-5, and Virtex-6. This experiment results showed that AM -CIA-FIR filter has reduced 14.01 % of the FPGA utilization compared to the PSA-FIR filter design.
Keywords:
    Array Multiplier Carry Increment Adder Field Programmable Gate Array Finite Impulse Response and Processing Element
  • PDF (488 K)
  • XML
(2021). Array Multiplier and CIA based FIR Filter for DSP applications. International Research Journal on Advanced Science Hub, 3(Special Issue ICEST 1S), 52-59. doi: 10.47392/irjash.2021.020
Mohan Kumar B.N; Rangaraju H.G. "Array Multiplier and CIA based FIR Filter for DSP applications". International Research Journal on Advanced Science Hub, 3, Special Issue ICEST 1S, 2021, 52-59. doi: 10.47392/irjash.2021.020
(2021). 'Array Multiplier and CIA based FIR Filter for DSP applications', International Research Journal on Advanced Science Hub, 3(Special Issue ICEST 1S), pp. 52-59. doi: 10.47392/irjash.2021.020
Array Multiplier and CIA based FIR Filter for DSP applications. International Research Journal on Advanced Science Hub, 2021; 3(Special Issue ICEST 1S): 52-59. doi: 10.47392/irjash.2021.020
  • RIS
  • EndNote
  • BibTeX
  • APA
  • MLA
  • Harvard
  • Vancouver
  • Article View: 202
  • PDF Download: 307
  • LinkedIn
  • Twitter
  • Facebook
  • Google
  • Telegram
  • Home
  • Glossary
  • News
  • Aims and Scope
  • Privacy Policy
  • Sitemap
This journal is licensed under a Creative Commons Attribution 4.0 International (CC-BY 4.0)

Powered by eJournalPlus