RSP Science Hub
  • Register
  • Login

International Research Journal on Advanced Science Hub

Notice

As part of Open Journals’ initiatives, we create website for scholarly open access journals. If you are responsible for this journal and would like to know more about how to use the editorial system, please visit our website at https://ejournalplus.com or
send us an email to info@ejournalplus.com

We will contact you soon

  1. Home
  2. Volume 3, Issue Special Issue ICARD-2021 3S
  3. Authors

Current Issue

By Issue

By Subject

Keyword Index

Author Index

Indexing Databases XML

About Journal

Aims and Scope

Editorial Board

Editorial Staff

Publication Ethics

Indexing and Abstracting

Related Links

Peer Review Process

News

Digital Archiving & Preservation Policy

Editor and Reviewer guidelines

Evaluation of Bufferless Network-On-Chip with Parallel Port Allocator

    Cecil C Nachiar Sumathi S

International Research Journal on Advanced Science Hub, 2021, Volume 3, Issue Special Issue ICARD-2021 3S, Pages 101-107
10.47392/irjash.2021.074

  • Show Article
  • Download
  • Cite
  • Statistics
  • Share

Abstract

Multicore network-on-chip when scales upto hundred of nodes, energy consumption, design complexity and cost  increases multifold  owing to structure of interconnect. Many researches are being conducted to design novel architecture to build efficient networks-on-chips. Our paper proposes efficient bufferless design with deflection containment technique to eliminate buffers and latency. The high cost of buffers motivate us to go for bufferless design, however with increasing network loads, it become notorious with multiple deflection  and flit loss between nodes. To overcome this, we have designed a bufferless architecture with local bypass ring within nodes to reduce deflection and packet loss. Deflection Containment with the use  of local bypass ring shortens critical path and improves performance. Architecture of our designed bufferless NoC is analysed and RTL implementation of its components is done with Xillinx ISE design suite and its working is analysed in Modelsim SE. Our evaluation proves that bufferless routing with deflection containment technique reduces power dissipation without compromising on its performance. 
Keywords:
    Multicore NoC Bufferless design Deflection containment critical path
  • PDF (932 K)
  • XML
(2021). Evaluation of Bufferless Network-On-Chip with Parallel Port Allocator. International Research Journal on Advanced Science Hub, 3(Special Issue ICARD-2021 3S), 101-107. doi: 10.47392/irjash.2021.074
Cecil C Nachiar; Sumathi S. "Evaluation of Bufferless Network-On-Chip with Parallel Port Allocator". International Research Journal on Advanced Science Hub, 3, Special Issue ICARD-2021 3S, 2021, 101-107. doi: 10.47392/irjash.2021.074
(2021). 'Evaluation of Bufferless Network-On-Chip with Parallel Port Allocator', International Research Journal on Advanced Science Hub, 3(Special Issue ICARD-2021 3S), pp. 101-107. doi: 10.47392/irjash.2021.074
Evaluation of Bufferless Network-On-Chip with Parallel Port Allocator. International Research Journal on Advanced Science Hub, 2021; 3(Special Issue ICARD-2021 3S): 101-107. doi: 10.47392/irjash.2021.074
  • RIS
  • EndNote
  • BibTeX
  • APA
  • MLA
  • Harvard
  • Vancouver
  • Article View: 134
  • PDF Download: 178
  • LinkedIn
  • Twitter
  • Facebook
  • Google
  • Telegram
  • Home
  • Glossary
  • News
  • Aims and Scope
  • Privacy Policy
  • Sitemap
This journal is licensed under a Creative Commons Attribution 4.0 International (CC-BY 4.0)

Powered by eJournalPlus